Cypress Semiconductor Perform STK14D88 Uživatelský manuál stáhnout pdf (Strana 10)

CY14B256L

Document Number: 001-06422 Rev. *I Page 10 of 19

AC Switching Characteristics

SRAM Read Cycle

Parameter

Description

25 ns 35 ns 45 ns

Unit

Min Max Min Max Min Max

Cypress

Parameter

Alt

ACE

ELQV

Chip Enable Access Time 25 35 45 ns

[6]

AVAV,

ELEH

Read Cycle Time 25 35 45 ns

[7]

AVQV

Address Access Time 25 35 45 ns

DOE

GLQV

Output Enable to Data Valid 12 15 20 ns

OHA

[7]

AXQX

Output Hold After Address Change 3 3 3 ns

LZCE

[8]

ELQX

Chip Enable to Output Active 3 3 3 ns

HZCE

[8]

EHQZ

Chip Disable to Output Inactive 10 13 15 ns

LZOE

[8]

GLQX

Output Enable to Output Active 0 0 0 ns

HZOE

[8]

GHQZ

Output Disable to Output Inactive 10 13 15 ns

[5]

ELICCH

Chip Enable to Power Active 0 0 0 ns

[5]

EHICCL

Chip Disable to Power Standby 25 35 45 ns

Switching Waveforms

Figure 5. SRAM Read Cycle 1: Address Controlled

[6, 7, 9]

Figure 6. SRAM Read Cycle 2: CE Controlled

[6, 9]

2+$

$''5(66

'4'$7$287

'$7$9$/,'

$''5(66

$&(

/=&(

+=&(

'2(

/=2(

+=2(

'$7$9$/,'

$&7,9(

67$1'%<

'4'$7$287

,&&

Notes

6. WE

must be HIGH during SRAM Read cycles.

7. Device is continuously selected with CE

and OE both Low.

8. Measured ±200 mV from steady state output voltage.

9. HSB

must remain HIGH during SRAM Read and Write Cycles.

Not Recommended for New Designs

[+] Feedback [+] Feedback

1 2 ... 5 6 7 8 9 10 11 12 13 14 15 ... 18 19

Komentáře k této Příručce

Žádné komentáře

Cypress Semiconductor Perform STK14D88 Uživatelský manuál Strana 10

Komentáře k této Příručce

Související produkty a manuály pro ne Cypress Semiconductor Perform STK14D88