Cypress Semiconductor FLEx36 CY7C0850AV Uživatelský manuál stáhnout pdf (Strana 20)

CY7C0850AV,CY7C0851V/CY7C0851AV

CY7C0852V/CY7C0852AV

CY7C0853V/CY7C0853AV

Document #: 38-06070 Rev. *K Page 20 of 36

Figure 12. Read-to-Write-to-Read (OE Controlled)

[37, 38, 39, 40]

Figure 13. Read with Address Counter Advance

[39]

Switching Waveforms (continued)

CYC2

CL2

CH2

n+1

n+2

n+3

n+4

n+5

n+2

CD2

OHZ

READ READWRITE

n+3

CLK

R/W

ADDRESS

DATA

OUT

n+4

CD2

n+1

CD2

CH2

CL2

CYC2

CLK

ADDRESS

COUNTER HOLD

READ WITH COUNTER

SAD

HAD

SCN

HCN

SAD

HAD

SCN

HCN

x–1

n+1

n+2

n+3

CD2

READ WITH COUNTER

READ

EXTERNAL

ADDRESS

ADS

CNTEN

DATA

OUT

Notes

37. Addresses do not have to be accessed sequentially since ADS

= CNTEN = V

with CNT/MSK = V

constantly loads the address on the rising edge of the CLK.

Numbers are for reference only

38. Output state (HIGH, LOW, or high-impedance) is determined by the previous cycle control signals.

39. CE

= OE = B0 – B3 = LOW; CE

= R/W = CNTRST = MRST = HIGH.

40. CE

= B0 – B3 = R/W = LOW; CE

= CNTRST = MRST = CNT/MSK = HIGH. When R/W first switches low, since OE = LOW, the Write operation cannot be completed

(labelled as no operation). One clock cycle is required to three-state the I/O for the Write operation on the next rising edge of CLK.

1 2 ... 15 16 17 18 19 20 21 22 23 24 25 ... 35 36

Komentáře k této Příručce

Žádné komentáře

Cypress Semiconductor FLEx36 CY7C0850AV Uživatelský manuál Strana 20

Komentáře k této Příručce