Cypress Semiconductor CY8C24423A Specifikace Strana 35

  • Stažení
  • Přidat do mých příruček
  • Tisk
  • Strana
    / 51
  • Tabulka s obsahem
  • KNIHY
  • Hodnocené. / 5. Na základě hodnocení zákazníků
Zobrazit stránku 34
CY8C24223A, CY8C24423A
Document Number: 001-52469 Rev. *H Page 35 of 50
AC I
2
C Specifications
Tab le 32 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and
–40 °C T
A
85 °C, 3.0 V to 3.6 V and –40 °C T
A
85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and
are for design guidance only.
Figure 13. Definition for Timing for Fast/Standard Mode on the I
2
C Bus
Table 32. AC Characteristics of the I
2
C SDA and SCL Pins
Symbol Description
Standard Mode Fast Mode
Units
Min Max Min Max
F
SCLI2C
SCL clock frequency 0 100
[22]
0400
[22]
kHz
t
HDSTAI2C
Hold time (repeated) START condition. After this
period, the first clock pulse is generated.
4.0 –0.6 s
t
LOWI2C
LOW period of the SCL clock 4.7 –1.3 s
t
HIGHI2C
HIGH period of the SCL clock 4.0 –0.6 s
t
SUSTAI2C
Setup time for a repeated START condition 4.7 –0.6 s
t
HDDATI2C
Data hold time 0 –0 s
t
SUDATI2C
Data setup time 250 –100
[23]
–ns
t
SUSTOI2C
Setup time for STOP condition 4.0 –0.6 s
t
BUFI2C
Bus free time between a STOP and START condition 4.7 –1.3 s
t
SPI2C
Pulse width of spikes are suppressed by the input
filter.
0 50 ns
Notes
22. F
SCLI2C
is derived from SysClk of the PSoC. This specification assumes that SysClk is operating at 24 MHz, nominal. If SysClk is at a lower frequency, then the
F
SCLI2C
specification adjusts accordingly.
23. A Fast-Mode I2C-bus device can be used in a Standard-Mode I2C-bus system, but the requirement t
SUDATI2C
250 ns must then be met. This is automatically the
case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit
to the SDA line t
rmax
+ t
SUDATI2C
= 1000 + 250 = 1250 ns (according to the Standard-Mode I2C-bus specification) before the SCL line is released.
I2C_SDA
I2C_SCL
S
Sr
SP
t
BUFI2C
t
SPI2C
t
SUSTOI2C
t
SUSTAI2C
t
LOWI2C
t
HIGHI2C
t
HDDATI2C
t
HDSTAI2C
t
SUDATI2C
START Condition Repeated START Condition
STOP Condition
Zobrazit stránku 34
1 2 ... 30 31 32 33 34 35 36 37 38 39 40 ... 50 51

Komentáře k této Příručce

Žádné komentáře