
PRELIMINARY
CY7C1380C
CY7C1382C
Document #: 38-05237 Rev. *B Page 19 of 28
t
CHZ
Clock to High-Z
[16]
2.6 2.8 3.0 3.4 3.4 ns
t
CLZ
Clock to Low-Z
[16]
1.0 1.0 1.3 1.3 1.3 ns
t
EOHZ
OE HIGH to Output High-Z
[16, 17]
2.6 2.8 3.0 3.4 4.0 ns
t
EOLZ
OE LOW to Output Low-Z
[16, 17]
0 0 0 0 0 ns
t
EOV
OE LOW to Output Valid
[16]
2.6 2.8 3.0 3.4 4.2 ns
Switching Characteristics Over the Operating Range
[15, 16, 17]
Parameter Description
-250 -225 -200 -167 -133
UnitMin. Max. Min. Max. Min. Max. Min. Max. Min. Max.
Switching Waveforms
Write Cycle Timing
[4, 18, 19, 20]
Notes:
18. WE
is the combination of BWE and BWx to define a write cycle (see Write Cycle Descriptions table).
19. WDx stands for Write Data to Address X.
20. Device originally deselected.
ADSP
CLK
ADSC
ADV
ADD
CE
1
OE
GW
WE
CE
2
CE
3
1a
Data In
t
CYC
t
CH
t
CL
t
ADS
t
ADH
t
ADS
t
ADH
t
ADVS
t
ADVH
WD1
WD2
WD3
t
AH
t
AS
t
WS
t
WH
t
WH
t
WS
t
CES
t
CEH
t
CES
t
CEH
t
CES
t
CEH
2b
3a
1a
Single Write
Burst Write
Unselected
ADSP
ignored with CE
1
inactive
CE
1
masks ADSP
= DON’T CARE
= UNDEFINED
Pipelined Write
2a
2c
2d
t
DH
t
DS
High-Z
High-Z
Unselected with CE
2
ADV Must Be Inactive for ADSP Write
ADSC initiated write
Komentáře k této Příručce