Cypress Semiconductor CY7C1356CV25 Uživatelský manuál

The content and copyrights of the attached material are the property of its owner.Distributed by:www.Jameco.com ✦ 1-800-831-4242Jameco Part Number 11

CY7C1354CV25CY7C1356CV25Document #: 38-05537 Rev. *H Page 9 of 28NOP/WRITE ABORT (Begin Burst) None L L L L H X L L-H Tri-StateWRITE ABORT (Continue B

CY7C1354CV25CY7C1356CV25Document #: 38-05537 Rev. *H Page 10 of 28IEEE 1149.1 Serial Boundary Scan (JTAG)The CY7C1354CV25/CY7C1356CV25 incorporates a

CY7C1354CV25CY7C1356CV25Document #: 38-05537 Rev. *H Page 11 of 28It is also loaded with the IDCODE instruction if the controller isplaced in a reset

CY7C1354CV25CY7C1356CV25Document #: 38-05537 Rev. *H Page 12 of 28TAP TimingTAP AC Switching Characteristics Over the Operating Range[11, 12]Parameter

CY7C1354CV25CY7C1356CV25Document #: 38-05537 Rev. *H Page 13 of 282.5V TAP AC Test ConditionsInput pulse levels ...

CY7C1354CV25CY7C1356CV25Document #: 38-05537 Rev. *H Page 14 of 28Boundary Scan Exit Order (256K × 36) Bit # 119-ball ID 165-ball ID1K4 B62H4 B73M4 A7

CY7C1354CV25CY7C1356CV25Document #: 38-05537 Rev. *H Page 15 of 28Boundary Scan Exit Order (512K × 18) Bit # 119-ball ID 165-ball ID1K4 B62H4 B73M4 A7

CY7C1354CV25CY7C1356CV25Document #: 38-05537 Rev. *H Page 16 of 28Maximum Ratings(Above which the useful life may be impaired. For user guide-lines, n

CY7C1354CV25CY7C1356CV25Document #: 38-05537 Rev. *H Page 17 of 28Capacitance[16]Parameter Description Test Conditions100 TQFP Max.119 BGA Max.165 FBG

CY7C1354CV25CY7C1356CV25Document #: 38-05537 Rev. *H Page 18 of 28Switching Characteristics Over the Operating Range[18, 19]Parameter Description–250

9-Mbit (256K x 36/512K x 18)Pipelined SRAM with NoBL™ ArchitectureCY7C1354CV25CY7C1356CV25Cypress Semiconductor Corporation • 198 Champion Court • San

CY7C1354CV25CY7C1356CV25Document #: 38-05537 Rev. *H Page 19 of 28Switching WaveformsRead/Write Timing[23, 24, 25]Notes: 23. For this waveform ZZ is t

CY7C1354CV25CY7C1356CV25Document #: 38-05537 Rev. *H Page 20 of 28NOP, STALL and DESELECT CYCLES[23, 24, 26]Note: 26. The IGNORE CLOCK EDGE or STALL c

CY7C1354CV25CY7C1356CV25Document #: 38-05537 Rev. *H Page 21 of 28ZZ Mode Timing[27, 28]Notes: 27. Device must be deselected when entering ZZ mode. Se

CY7C1354CV25CY7C1356CV25Document #: 38-05537 Rev. *H Page 22 of 28Ordering InformationNot all of the speed, package and temperature ranges are availab

CY7C1354CV25CY7C1356CV25Document #: 38-05537 Rev. *H Page 23 of 28200 CY7C1354CV25-200AXC 51-85050 100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead

CY7C1354CV25CY7C1356CV25Document #: 38-05537 Rev. *H Page 24 of 28250 CY7C1354CV25-250AXC 51-85050 100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead

CY7C1354CV25CY7C1356CV25Document #: 38-05537 Rev. *H Page 25 of 28Package DiagramsNOTE:1. JEDEC STD REF MS-0262. BODY LENGTH DIMENSION DOES NOT INCLUD

CY7C1354CV25CY7C1356CV25Document #: 38-05537 Rev. *H Page 26 of 28Package Diagrams (continued)1.2720.322165437LEABDCHGFKJUPNMTR12.0019.5030° TYP.2.40

CY7C1354CV25CY7C1356CV25Document #: 38-05537 Rev. *H Page 27 of 28© Cypress Semiconductor Corporation, 2006. The information contained herein is subje

CY7C1354CV25CY7C1356CV25Document #: 38-05537 Rev. *H Page 28 of 28Document History PageDocument Title: CY7C1354CV25/CY7C1356CV25 9-Mbit (256K x 36/512

CY7C1354CV25CY7C1356CV25Document #: 38-05537 Rev. *H Page 2 of 28 A0, A1, ACMODEBWaBWbWECE1CE2CE3OEREAD LOGICDQsDQPaDQPbDATASTEERINGOUTPUTBUFFERSMEMOR

CY7C1354CV25CY7C1356CV25Document #: 38-05537 Rev. *H Page 3 of 28Pin ConfigurationsAAAAA1A0VSSVDDAAAAAAVDDQVSSDQb DQb DQb VSSVDDQDQb DQb VSSNC VDDDQaD

CY7C1354CV25CY7C1356CV25Document #: 38-05537 Rev. *H Page 4 of 28Pin Configurations (continued)2345671ABCDEFGHJKLMNPRTUDQaVDDQNC/576MNC/1GDQcDQdDQcDQd

CY7C1354CV25CY7C1356CV25Document #: 38-05537 Rev. *H Page 5 of 28Pin Configurations (continued)234 5671ABCDEFGHJKLMNPRTDONC/576MNC/1GDQPcDQcDQPdNCDQdA

CY7C1354CV25CY7C1356CV25Document #: 38-05537 Rev. *H Page 6 of 28Pin Definitions Pin Name I/O Type Pin DescriptionA0A1AInput-SynchronousAddress Inputs

CY7C1354CV25CY7C1356CV25Document #: 38-05537 Rev. *H Page 7 of 28Functional OverviewThe CY7C1354CV25 and CY7C1356CV25 aresynchronous-pipelined Burst N

CY7C1354CV25CY7C1356CV25Document #: 38-05537 Rev. *H Page 8 of 28order to greatly simplify Read/Modify/Write sequences, whichcan be reduced to simple